DS - 09/21/2 PLECTRONIC INFORMATION DISCLOSURE STATEMENT

Electronic Version v18

Stylesheet Version v18.0

Title of Invention

DUAL SCAN CHAIN DESIGN METHOD AND APPARATUS

Application Number:

10/718445

Confirmation Number:

9844

First Named Applicant:

Sandeep Bhatia

Attorney Docket Number:

CA7035962001

Art Unit:

2138

Examiner:

John J Tabone Jr

Search string:

(6377912 or 6694464 or 6574762 or 6114892 or 6158032 or 20050015689).pn

US Patent Documents

Note: Applicant is not required to submit a paper copy of cited US Patent Documents

ir	nit	Cite.No.	Patent No.	Date	Patentee	Kind	Class	Subclass
JJ	JΤ	1	6377912	2002-04-23	Sample et al.	B1		
		2	6694464	2004-02-17	Quayle et al.	B1		· · ·
П		3	6574762	2003-06-03	Karimi et al.	B1		
$\lceil \rceil$	•	4	6114892	2000-09-05	Jin			
7	7	5	6158032	2000-12-05	Currier et al.			

US Published Applications

Note: Applicant is not required to submit a paper copy of cited US Published Applications

init	Cite.No.	Pub. No.	Date	Applicant	Kind	Class	Subclass
JJT	1	20050015689	2005-01-20	Eppensteiner et	A1		
				al.			

Signature

Examiner Name	Date		
/John J. Tabone Jr/ (10/10/2006)			

Approved for use through 07/31/2006, OMB 0651-0031

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number

Substitute for form 1449B/PTO Complete if Know 10/718,445 Application Number INFORMATION DISCLOSURE November 19, 2003/U Filing Date STATEMENT BY APPLICANT First Named Inventor Sandeep Bhati 2138 Art Unit PADEMAR John J. Tabone, Jr. (Use as many sheets as necessary) Examiner Name Attorney Docket Number CA7035962001 Sheet

NON PATENT LITERATURE DOCUMENTS				
Examiner	Cite No.1			
JJT	· 1	BALAKRISHNAN, K. J., et al., "Deterministic Test Vector Decompression in Software Using Linear Operations", Proceedings of the 21st IEEE VLSI Test Symposium, April 27 - May 1, 2003, pp. 225 - 231, IEEE, Los Alamitos, CA, USA.		
BARDELL, P. H. et al., "Build-In-Test for VLSI: Pseudorandom Techniques", 19 61-313, John Wiley and Sons, New York, USA.		BARDELL, P. H. et al., "Build-In Test for VLSI: Pseudorandom Techniques", 1987, pp.		
3		BHATIA, S., "Test Compaction by Using Linear-Matrix Driven Scan Chains", Proceedings of the 18 th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, November 3 - 5, 2003, pp. 185 - 190, IEEE, USA.		
4		BHATIA, S., "Test Compaction in a Parallel Access Scan Environment", Proceedings of the 6 th Asian Test Symposium (ATS '97), November 17 - 19, 1997, pp. 300 -305, IEEE, Los Alamitos, CA, USA.		
	5	HELLEBRAND. S., et al., "Generation of Vector Patterns Through Reseeding of Multiple- Polynomial Linear Feedback Shift Registers", Proceedings of the International Test Conference, 1992, pp. 120 -124, France.		
6		HSU, F. F. et al., "A Case Study on the Implementation of the Illinois Scan Architecture", Proceedings of the International Test Conference; 2001, pp. 538 - 547, International Test Conference, Washington, D.C., USA.		
	7	KIEFER, G. et al., "Deterministic BIST with Multiple Scan Chains", Proceedings of the International Test Conference, 1998, pp. 1057 - 1064, International Test Conference, Washington, D.C., USA.		
	8	KRISHNA, C.V. et al., "Reducing Test Data Volume Using LFSR Reseeding with Seed Compression", Proceedings of the International Test Conference, 2002, pp. 321 - 330, International Test Conference, Washington, D.C., USA.		
	9	McCLUSKEY, E. J., "Test Data Compression", Design & Test of Computers, March - April 2003, pp. 76 - 87, Volume 20, Issue 2, IEEE Computer Society and the IEEE Circuits and Systems Society, USA.		
$\overline{\mathbf{V}}$	RAJSKI, J. et al., "Embedded Deterministic Test for Low Cost Manufacturing Test", Proceedings of the International Test Conference, 2002, pp. 310 - 310, International Test Conference, Washington, D. C., USA.			

Examiner Signature	/John J. Tabone Jr/ (10/10/2006)	Date Considered

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Applicant's unique citation designation number (optional). Applicant is to place a check mark here if English language Translation is attached. This collection of information is required by 37 CFR 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the Individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents. P.O. Box 1450. Alexandria. VA 22313-FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.